



# AMD Opteron Energy Efficiency Technology

ENERGY STAR Computer Servers Off-Season Meeting

June 2014



David Reiner | Server Performance & Power Optimization Manager  
Donna Sadowy | Sr. Manager, Government Relations

# AMD 2013-2014 SERVER ROADMAP



	2013	2014
<b>2P and 4P Enterprise, Mainstream Platforms</b>	<p><b>AMD Opteron™ 6300 and 4300 Series</b> 4, 6, 8, 12 or 16 “Piledriver” CPU Cores 35W-140W</p> 	<p><b>“Warsaw” CPU</b> 12 or 16 “Piledriver” CPU Cores</p> 
<b>1P Web/Enterprise Services Clusters</b>	<p><b>AMD Opteron™ 3300 Series</b> 4 or 8 “Piledriver” CPU Cores 25W-65W TDP</p> 	<p><b>“Berlin” CPU/APU</b> 4 “Steamroller” CPU Cores GCN Graphics Compute Units (APU) HSA Features (APU)</p> 
	<p><b>AMD Opteron™ X1150 CPU and X2150 APU</b> 4 “Jaguar” CPU Cores GCN Graphics Compute Units (APU) 9W-22W</p>  	<p><b>“Seattle” CPU</b> ARM “A57” CPU Cores</p>  

# A History of Energy Efficiency





■ In market   
 ■ In product   
 ■ In development


# CHIP-LEVEL POWER DISTRIBUTIONS



- ▶ Power consumption (and hence performance) is set by the cooling capabilities of the platform
- ▶ Power varies a lot by workload
- ▶ We measure and manage the power of each component on the chip to generate the best performance/watt



- ▶ To manage temperature and send the power wherever it's needed, we use power monitors in all chip components
- ▶ “Kyoto” has power monitors in each CPU, the GPU, the display interface, and the FCH
- ▶ The central controller uses this information to optimize performance within thermal constraints






# EVOLUTION OF AMD TURBO CORE TECHNOLOGY






Year	Processor	Boosting decision based on	Notes
2010	AMD Phenom™ II	<ul style="list-style-type: none"> <li>▪ Number of cores active</li> </ul>	<ul style="list-style-type: none"> <li>▪ <b>Single boost Pstate</b> used if half or more cores are inactive</li> <li>▪ Coarse-grain power margin exploited</li> </ul>
2011	1 <sup>st</sup> -Generation AMD A-Series APU	<ul style="list-style-type: none"> <li>▪ Calculated power</li> </ul>	<ul style="list-style-type: none"> <li>▪ <b>Unidirectional power transfer</b> between thermal entities                             <ul style="list-style-type: none"> <li>▪ GPU→CPU</li> </ul> </li> <li>▪ <b>Exploit fine-grain power margin</b></li> </ul>
2012	2 <sup>nd</sup> -Generation AMD A-Series APU	<ul style="list-style-type: none"> <li>▪ Calculated power</li> <li>▪ <b>Calculated temperature</b></li> </ul>	<ul style="list-style-type: none"> <li>▪ <b>Bidirectional power transfer</b> between thermal entities                             <ul style="list-style-type: none"> <li>▪ GPU→CPU</li> <li>▪ CPU→GPU</li> </ul> </li> <li>▪ <b>Exploit temperature margin</b></li> </ul>
2013	3 <sup>rd</sup> -Generation AMD A-Series APU ("Richland")	<ul style="list-style-type: none"> <li>▪ Calculated power</li> <li>▪ Calculated temperature</li> <li>▪ <b>Measured/Sensor temperature</b></li> <li>▪ <b>Efficiency of power usage</b> by individual entities (CPU, GPU, etc.)</li> </ul>	<ul style="list-style-type: none"> <li>▪ <b>Designed to more effectively exploit temperature margin</b> by detecting favorable thermal conditions in real time</li> <li>▪ <b>Intelligent Boost</b></li> </ul>

# CHIP-LEVEL POWER DISTRIBUTIONS: GPU-CENTRIC




# CHIP-LEVEL POWER DISTRIBUTIONS: CPU-CENTRIC




# Avoiding power waste with Intelligent Boost control

- Intelligent Boost is designed to avoid power waste that results from boosting applications that benefit very little from higher frequency
- Enables long battery life and cool operation while maintaining great performance
- Power management micro-controller tracks application behavior real-time to determine frequency sensitivity
- Boost behavior is adjusted accordingly



# FABRICS REDUCE THE POWER CONSUMPTION OF EVERY SERVER

- ▲ ~70% of energy consumption in servers from components beyond CPU
- ▲ Eliminate unnecessary components and functions
- ▲ Remove tiers of networking equipment and thousands of cables



# Slide Sources



- ““Richland” Client APU” Presentation by Praveen Dongara, Lloyd Bircher, John Darrilek - Hot Chips 25, August 2013
- “AMD Product and Tech Roadmaps 5.5.14”
- “Energy Efficiency” by Sam Naffziger, June 16, 2014
- “AMD “Kabini” APU SOC” by Dan Bouvier, Ben Bates, Walter Fry, Sreekanth Godey – Hot Chips 25, August 2013
- “Energy Efficiency Messaging” May 9, 2014
- “AMD Advanced Power Management” by Sam Naffziger, April 2014

# DISCLAIMER & ATTRIBUTION



The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

## **ATTRIBUTION**

© 2014 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Names are for informational purposes only and may be trademarks of their respective owners.